"Approximate Testing of Digital VLSI Circuits using Error Significance ..."

Sisir Kumar Jena, Santosh Biswas, Jatindra Kumar Deka (2020)

> Home

Details and statistics

DOI: 10.1109/VDAT50263.2020.9190571

access: closed

type: Conference or Workshop Paper

metadata version: 2020-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vdat/JenaBD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vdat/JenaBD20
Sisir Kumar Jena, Santosh Biswas, Jatindra Kumar Deka:
Approximate Testing of Digital VLSI Circuits using Error Significance based Fault Analysis. VDAT 2020: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.