default search action
"An Overlap-and-Add Based Time Domain Acceleration of CNNs on FPGA-CPU Systems."
Rudresh Pratap Singh, Shreyam Kumar, Jai Gopal Pandey (2022)
- Rudresh Pratap Singh, Shreyam Kumar, Jai Gopal Pandey:
An Overlap-and-Add Based Time Domain Acceleration of CNNs on FPGA-CPU Systems. VDAT 2022: 573-583
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.