"Power optimized PLL implementation in 180nm CMOS technology."

Sreehari Rao Patri et al. (2014)

> Home

Details and statistics

DOI: 10.1109/ISVDAT.2014.6881065

access: closed

type: Conference or Workshop Paper

metadata version: 2021-05-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vdat/SreehariDKAP14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vdat/SreehariDKAP14
Sreehari Rao Patri, Pavankumarsharma Devulapalli, Dhananjay Kewale, Omkar Asbe, K. S. R. Krishna Prasad:
Power optimized PLL implementation in 180nm CMOS technology. VDAT 2014: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.