"Silicon Process Impact on 5G NR mmWave Front End Design and Performance."

Chuan-Cheng Cheng et al. (2019)

> Home

Details and statistics

DOI: 10.1109/VLSI-DAT.2019.8741576

access: closed

type: Conference or Workshop Paper

metadata version: 2022-12-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi-dat/ChengDKCLYSWSC19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi-dat/ChengDKCLYSWSC19
Chuan-Cheng Cheng, Jeremy Dunworth, Sriram Kalpat, Haitao Cheng, Gang Liu, Ming-Ta Yang, Wing Sy, Joseph Wang, Kamal Sahota, P. R. Chidi Chidambaram:
Silicon Process Impact on 5G NR mmWave Front End Design and Performance. VLSI-DAT 2019: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.