"A 17-nW, 0.5V, 500S/s, rail-to-rail SAR ADC with 8.1 effective number of bits."

Rong-Zhou Kuo, Hao-Chiao Hong (2014)

Details and statistics

DOI: 10.1109/VLSI-DAT.2014.6834905

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-02

a service of  Schloss Dagstuhl - Leibniz Center for Informatics