"FPGA power reduction by guarded evaluation considering physical information."

Chirag Ravishankar, Andrew A. Kennings, Jason Helge Anderson (2012)

> Home

Details and statistics

DOI: 10.1109/VLSI-SOC.2012.6379044

access: closed

type: Conference or Workshop Paper

metadata version: 2022-09-06

- view
  authority control:
- export record
  dblp key:
  - conf/vlsi/RavishankarKA12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/RavishankarKA12
Chirag Ravishankar, Andrew A. Kennings, Jason Helge Anderson:
FPGA power reduction by guarded evaluation considering physical information. VLSI-SoC 2012: 271-274

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.