"Quantitative Optimization and Early Cost Estimation of Low-Power ..."

Yuan Ren, Tobias G. Noll (2013)

> Home

Details and statistics

DOI: 10.1007/978-3-319-23799-2_4

access: open

type: Conference or Workshop Paper

metadata version: 2019-10-31

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - conf/vlsi/RenN13a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/RenN13a
Yuan Ren, Tobias G. Noll:
Quantitative Optimization and Early Cost Estimation of Low-Power Hierarchical-Architecture SRAMs Based on Accurate Cost Models. VLSI-SoC (Selected Papers) 2013: 69-93

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.