"A 10-Bit 20-40 GS/S ADC with 37 dB SNDR at 40 GHz Input Using First Order ..."

Lukas Kull et al. (2018)

> Home

Details and statistics

DOI: 10.1109/VLSIC.2018.8502268

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/KullLMMFBKCOT18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/KullLMMFBKCOT18
Lukas Kull, Danny Luu, Christian Menolfi, Thomas Morf, Pier Andrea Francese, Matthias Braendli, Marcel A. Kossel, Alessandro Cevrero, Ilter Özkaya, Thomas Toifl:
A 10-Bit 20-40 GS/S ADC with 37 dB SNDR at 40 GHz Input Using First Order Sampling Bandwidth Calibration. VLSI Circuits 2018: 275-276

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.