"220MV-900MV 794/584/754 GBPS/W Reconfigurable GF(24)2 ..."

Sudhir Satpathy et al. (2018)

> Home

Details and statistics

DOI: 10.1109/VLSIC.2018.8502262

access: closed

type: Conference or Workshop Paper

metadata version: 2022-02-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/SatpathySMAKAHK18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/SatpathySMAKAHK18
Sudhir Satpathy, Vikram B. Suresh, Sanu Mathew, Mark A. Anders, Himanshu Kaul, Amit Agarwal, Steven Hsu, Ram Krishnamurthy:
220MV-900MV 794/584/754 GBPS/W Reconfigurable GF(2⁴)2 AES/SMS4/Camellia Symmetric-Key Cipher Accelerator in 14NM Tri-Gate CMOS. VLSI Circuits 2018: 175-176

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.