"GeneSys: A Leaf-Cell Layout Synthesis System for GHz VLSI Designs."

Bülent Basaran et al. (1999)

> Home

Details and statistics

DOI: 10.1109/ICVD.1999.745196

access: closed

type: Conference or Workshop Paper

metadata version: 2024-11-07

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/BasaranGLLMRS99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/BasaranGLLMRS99
Bülent Basaran, Kiran Ganesh, Raymond Y. K. Lau, Artour Levin, Miles McCoo, Srinivasan Rangarajan, Naresh Sehgal:
GeneSys: A Leaf-Cell Layout Synthesis System for GHz VLSI Designs. VLSI Design 1999: 448-452

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.