"A 5nm Wide Voltage Range Ultra High Density SRAM Design for L2/L3 Cache ..."

Sriharsha Enjapuri et al. (2021)

Details and statistics

DOI: 10.1109/VLSID51830.2021.00031

access: closed

type: Conference or Workshop Paper

metadata version: 2022-11-14

a service of  Schloss Dagstuhl - Leibniz Center for Informatics