default search action
"Automatic Test Plan Generation for Analog Integrated Circuits - A ..."
Ravindranath Naiknaware et al. (1993)
- Ravindranath Naiknaware, G. N. Nandakumar, Rajeev Arora, John Larkin:
Automatic Test Plan Generation for Analog Integrated Circuits - A Practical Approach. VLSI Design 1993: 140-143
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.