"Gate Delay Modeling with Multiple Input Switching for Static (Statistical) ..."

Jayashree Sridharan, Tom Chen (2006)

> Home

Details and statistics

DOI: 10.1109/VLSID.2006.92

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/SridharanC06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/SridharanC06
Jayashree Sridharan, Tom Chen:
Gate Delay Modeling with Multiple Input Switching for Static (Statistical) Timing Analysis. VLSI Design 2006: 323-328

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.