"Modified flip-flop architecture to reduce hold buffers and peak power ..."

Prakash Narayanan et al. (2011)

Details and statistics

DOI: 10.1109/VTS.2011.5783776

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-25

a service of  Schloss Dagstuhl - Leibniz Center for Informatics