"Silicon Evaluation of Logic Proximity Bridge Patterns."

Eric N. Tran, Vishwashanth Kasulasrinivas, Sreejit Chakravarty (2006)

> Home

Details and statistics

DOI: 10.1109/VTS.2006.82

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vts/TranKC06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vts/TranKC06
Eric N. Tran, Vishwashanth Kasulasrinivas, Sreejit Chakravarty:
Silicon Evaluation of Logic Proximity Bridge Patterns. VTS 2006: 78-85

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.