"A 6-Gsps/Lane MIPI C-PHY Receiver With Glitch Noise-Free Clock Recovery ..."

Dong-Seob Shin et al. (2026)

> Home

Details and statistics

DOI: 10.1109/ACCESS.2026.3671000

access: open

type: Journal Article

metadata version: 2026-03-19

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/access/ShinPBJ26
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/access/ShinPBJ26
Dong-Seob Shin, Jong-Ho Park, Jaeho Bae, Young-Chan Jang:
A 6-Gsps/Lane MIPI C-PHY Receiver With Glitch Noise-Free Clock Recovery Circuit. IEEE Access 14: 38162-38169 (2026)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.