"Challenges in the design of high-speed clock and data recovery circuits."

Behzad Razavi (2002)

> Home

Details and statistics

DOI: 10.1109/MCOM.2002.1024421

access: closed

type: Journal Article

metadata version: 2021-03-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cm/Razavi02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cm/Razavi02
Behzad Razavi:
Challenges in the design of high-speed clock and data recovery circuits. IEEE Commun. Mag. 40(8): 94-101 (2002)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.