"Low power-area designs of 1bit full adder in cadence virtuoso platform."

Karthik Reddy G (2013)

Details and statistics

DOI:

access: open

type: Informal or Other Publication

metadata version: 2018-08-13

a service of  Schloss Dagstuhl - Leibniz Center for Informatics