"RIPL: An Efficient Image Processing DSL for FPGAs."

Robert J. Stewart et al. (2015)

> Home

Details and statistics

DOI: —

access: open

type: Informal or Other Publication

metadata version: 2022-08-01

- view
  - electronic edition @ arxiv.org (open access)
- export record
  dblp key:
  - journals/corr/StewartBMW15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/StewartBMW15
Robert J. Stewart, Deepayan Bhowmik, Greg Michaelson, Andrew M. Wallace:
RIPL: An Efficient Image Processing DSL for FPGAs. CoRR abs/1508.07136 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.