"A 2.4-GS/s Power-Efficient, High-Resolution Reconfigurable Dynamic ..."

Gopal Raut et al. (2020)

> Home

Details and statistics

DOI: 10.1007/S00034-020-01371-4

access: closed

type: Journal Article

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cssp/RautSSRV20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cssp/RautSSRV20
Gopal Raut, Ambika Prasad Shah, Vishal Sharma, Gunjan Rajput, Santosh Kumar Vishvakarma:
A 2.4-GS/s Power-Efficient, High-Resolution Reconfigurable Dynamic Comparator for ADC Architecture. Circuits Syst. Signal Process. 39(9): 4681-4694 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.