"An FPGA-Based Reconfigurable Convolutional Neural Network Accelerator for ..."

Tsung-Han Tsai, Nai-Chieh Tung, Chun-Yu Chen (2025)

> Home

Details and statistics

DOI: 10.1007/S00034-024-02968-9

access: closed

type: Journal Article

metadata version: 2025-05-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cssp/TsaiTC25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cssp/TsaiTC25
Tsung-Han Tsai, Nai-Chieh Tung, Chun-Yu Chen:
An FPGA-Based Reconfigurable Convolutional Neural Network Accelerator for Tiny YOLO-V3. Circuits Syst. Signal Process. 44(5): 3388-3409 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.