"A Formal Model for Defining and Classifying Delay-Insensitive Circuits and ..."

Jan Tijmen Udding (1986)

> Home

Details and statistics

DOI: 10.1007/BF01660032

access: closed

type: Journal Article

metadata version: 2020-03-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/dc/Udding86
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/dc/Udding86
Jan Tijmen Udding:
A Formal Model for Defining and Classifying Delay-Insensitive Circuits and Systems. Distributed Comput. 1(4): 197-204 (1986)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.