"Post-layout verification of the WE DSP32 digital signal processor."

Laurence E. Bays et al. (1989)

> Home

Details and statistics

DOI: 10.1109/54.20390

access: closed

type: Journal Article

metadata version: 2021-03-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/dt/BaysCFGHMS89
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/dt/BaysCFGHMS89
Laurence E. Bays, Chin-Fu Chen, Evelyn M. Fields, Renato N. Gadenz, W. Patrick Hays, Howard S. Moscovitz, Thomas G. Szymanski:
Post-layout verification of the WE DSP32 digital signal processor. IEEE Des. Test 6(1): 56-66 (1989)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.