"Leveraging RISC-V for HW/SW Codesign of Flexible and Efficient TinyML SoCs."

Angelo Garofalo, Luca Benini (2025)

> Home

Details and statistics

DOI: 10.1109/MDAT.2025.3573686

access: closed

type: Journal Article

metadata version: 2025-09-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/dt/GarofaloB25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/dt/GarofaloB25
Angelo Garofalo, Luca Benini:
Leveraging RISC-V for HW/SW Codesign of Flexible and Efficient TinyML SoCs. IEEE Des. Test 42(5): 8-26 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.