"Time Constrained Verification of Analog Circuits using Model-Checking ..."

Darius Grabowski et al. (2005)

Details and statistics

DOI: 10.1016/J.ENTCS.2006.01.026

access: open

type: Conference or Workshop Paper

metadata version: 2023-01-20

a service of  Schloss Dagstuhl - Leibniz Center for Informatics