"Hardware Acceleration of SIKE on Low-End FPGAs."

Carlos Andres Lara-Nino, Arturo Diaz-Perez, Miguel Morales-Sandoval (2023)

> Home

Details and statistics

DOI: 10.1109/LES.2022.3175016

access: closed

type: Journal Article

metadata version: 2023-06-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/esl/LaraNinoDM23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/esl/LaraNinoDM23
Carlos Andres Lara-Nino, Arturo Diaz-Perez, Miguel Morales-Sandoval:
Hardware Acceleration of SIKE on Low-End FPGAs. IEEE Embed. Syst. Lett. 15(2): 73-76 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.