"The Formal Design of 1M-gate ASICs."

Ásgeir Th. Eiríksson (2000)

> Home

Details and statistics

DOI: 10.1023/A:1008773308108

access: closed

type: Journal Article

metadata version: 2020-03-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/fmsd/Eiriksson00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/fmsd/Eiriksson00
Ásgeir Th. Eiríksson:
The Formal Design of 1M-gate ASICs. Formal Methods Syst. Des. 16(1): 7-22 (2000)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.