"Low Latency, High Throughput, and Less Complex VLSI Architecture for 2D-DFT."

Sohil Shah et al. (2010)

> Home

Details and statistics

DOI: —

access: closed

type: Journal Article

metadata version: 2023-03-16

- view
  - electronic edition @ iajit.org (archived)
- export record
  dblp key:
  - journals/iajit/ShahVSK10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iajit/ShahVSK10
Sohil Shah, Preethi Venkatesan, Deepa Sundar, Muniandi Kannan:
Low Latency, High Throughput, and Less Complex VLSI Architecture for 2D-DFT. Int. Arab J. Inf. Technol. 7(1): 39-44 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.