"Processor subsystem interconnect architecture for a large symmetric ..."

Pak-kin Mak et al. (2004)

> Home

Details and statistics

DOI: 10.1147/RD.483.0323

access: closed

type: Journal Article

metadata version: 2020-03-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ibmrd/MakSBKPSVWW04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ibmrd/MakSBKPSVWW04
Pak-kin Mak, Gary E. Strait, Michael A. Blake, Kevin W. Kark, Vesselina K. Papazova, A. E. (Rick) Seigler, Gary A. Van Huben, Liyong Wang, George C. Wellwood:
Processor subsystem interconnect architecture for a large symmetric multiprocessing system. IBM J. Res. Dev. 48(3-4): 323-338 (2004)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.