"Design planning for high-performance ASICs."

John Y. Sayah et al. (1996)

> Home

Details and statistics

DOI: 10.1147/RD.404.0431

access: closed

type: Journal Article

metadata version: 2021-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ibmrd/SayahGSHABCDHHHKRTVY96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ibmrd/SayahGSHABCDHHHKRTVY96
John Y. Sayah, Rajesh Gupta, Deepak D. Sherlekar, Philip S. Honsinger, Jitendra M. Apte, S. Wayne Bollinger, Hai Hsia Chen, Sumit DasGupta, Edward P. Hsieh, Andrew D. Huber, Edward J. Hughes, Zahi M. Kurzum, Vasant B. Rao, Thepthai Tabtieng, Vigen Valijan, David Y. Yang:
Design planning for high-performance ASICs. IBM J. Res. Dev. 40(4): 431-452 (1996)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.