"Design procedure of 25.8 Gbps/lane re-timer IC regarding power integrity."

Kenji Kogo et al. (2017)

Details and statistics

DOI: 10.1587/ELEX.14.20171017

access: open

type: Journal Article

metadata version: 2021-02-12

a service of  Schloss Dagstuhl - Leibniz Center for Informatics