"472MHz throughput asynchronous FIFO design on a Virtex-5 FPGA device."

Jeong-Gun Lee et al. (2011)

Details and statistics

DOI: 10.1587/ELEX.8.676

access: open

type: Journal Article

metadata version: 2021-02-12

a service of  Schloss Dagstuhl - Leibniz Center for Informatics