"A fast-locking low-jitter pulsewidth control loop for high-speed pipelined ..."

> Home

Details and statistics

DOI: 10.1587/ELEX.9.1237

access: open

type: Withdrawn Item

metadata version: 2023-09-12

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/ieiceee/WangZYGLY12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieiceee/WangZYGLY12
(Withdrawn) A fast-locking low-jitter pulsewidth control loop for high-speed pipelined ADC. IEICE Electron. Express 9(15): 1237-1242 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.