"An On-Chip Monitoring Circuit with 51-Phase PLL-Based Frequency ..."

Pil-Ho Lee et al. (2016)

> Home

Details and statistics

DOI: 10.1587/TRANSELE.E99.C.440

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/LeeHLLJ16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/LeeHLLJ16
Pil-Ho Lee, Yu-Jeong Hwang, Han-Yeol Lee, Hyun Bae Lee, Young-Chan Jang:
An On-Chip Monitoring Circuit with 51-Phase PLL-Based Frequency Synthesizer for 8-Gb/s ODR Single-Ended Signaling Integrity Analysis. IEICE Trans. Electron. 99-C(4): 440-443 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.