"Performance and Power Modeling of On-Chip Bus System for a Complex SoC."

Hyun Lee, Je-Hoon Lee, Kyoung-Rok Cho (2010)

> Home

Details and statistics

DOI: 10.1587/TRANSELE.E93.C.1525

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/LeeLC10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/LeeLC10
Hyun Lee, Je-Hoon Lee, Kyoung-Rok Cho:
Performance and Power Modeling of On-Chip Bus System for a Complex SoC. IEICE Trans. Electron. 93-C(10): 1525-1535 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.