"Logic and Analog Test Schemes for a Single-Chip Pixel-Parallel Fingerprint ..."

Satoshi Shigematsu et al. (2007)

> Home

Details and statistics

DOI: 10.1093/IETELE/E90-C.10.1892

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ieicet/ShigematsuMSHIOMN07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/ShigematsuMSHIOMN07
Satoshi Shigematsu, Hiroki Morimura, Toshishige Shimamura, Takahiro Hatano, Namiko Ikeda, Yukio Okazaki, Katsuyuki Machida, Mamoru Nakanishi:
Logic and Analog Test Schemes for a Single-Chip Pixel-Parallel Fingerprint Identification LSI. IEICE Trans. Electron. 90-C(10): 1892-1899 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.