"A Systematic Methodology for Design and Worst-Case Error Analysis of ..."

Takahiro Yamamoto et al. (2017)

> Home

Details and statistics

DOI: 10.1587/TRANSFUN.E100.A.1496

access: closed

type: Journal Article

metadata version: 2025-03-03

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/YamamotoTTYH17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/YamamotoTTYH17
Takahiro Yamamoto, Ittetsu Taniguchi, Hiroyuki Tomiyama, Shigeru Yamashita, Yuko Hara-Azumi:
A Systematic Methodology for Design and Worst-Case Error Analysis of Approximate Array Multipliers. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 100-A(7): 1496-1499 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.