"12 bit 3.072 GS/s 32-way time-interleaved pipelined ADC with digital ..."

Waleed Hussain Siddiqui, Goang Seong Choi (2020)

> Home

Details and statistics

DOI: 10.1049/IET-CDS.2019.0069

access: closed

type: Journal Article

metadata version: 2020-09-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/iet-cds/SiddiquiC20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iet-cds/SiddiquiC20
Waleed Hussain Siddiqui, Goang Seong Choi:
12 bit 3.072 GS/s 32-way time-interleaved pipelined ADC with digital background calibration for wideband fully digital receiver application in 65 nm complementary metal-oxide-semiconductor. IET Circuits Devices Syst. 14(2): 182-191 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.