"Partitioned security processor architecture on FPGA platform."

Rourab Paul, Sandeep K. Shukla (2018)

> Home

Details and statistics

DOI: 10.1049/IET-CDT.2017.0178

access: closed

type: Journal Article

metadata version: 2024-02-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/iet-cdt/PaulS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iet-cdt/PaulS18
Rourab Paul, Sandeep K. Shukla:
Partitioned security processor architecture on FPGA platform. IET Comput. Digit. Tech. 12(5): 216-226 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.