"A Novel Optimal Sampling Digital PLL Design With High Performance and ..."

Muralidharan J et al. (2025)

> Home

Details and statistics

DOI: 10.1002/DAC.70107

access: closed

type: Journal Article

metadata version: 2025-11-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijcomsys/JPLS25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijcomsys/JPLS25
Muralidharan J, Suresh kumar Pittala, L. Megalan Leo, A. jerrin Simla:
A Novel Optimal Sampling Digital PLL Design With High Performance and Alleviated Hardware for IOT Applications. Int. J. Commun. Syst. 38(9) (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.