"A design of a 5.6 GHz frequency synthesizer with switched bias LIT VCO and ..."

SungJin Kim et al. (2019)

> Home

Details and statistics

DOI: 10.1002/CTA.2687

access: closed

type: Journal Article

metadata version: 2025-08-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijcta/KimCLPYLHYL19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijcta/KimCLPYLHYL19
SungJin Kim, Ji Hyeon Cheon, Dong-Soo Lee, YoungGun Pu, Sang-Sun Yoo, Minjae Lee, Keum-Cheol Hwang, Youngoo Yang, Kang-Yoon Lee:
A design of a 5.6 GHz frequency synthesizer with switched bias LIT VCO and low noise on-chip LDO regulator for 5G applications. Int. J. Circuit Theory Appl. 47(11): 1856-1868 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.