"LUT-DSP usage trade-off for re-configurable convolution acceleration core ..."

Botao Xiong et al. (2024)

> Home

Details and statistics

DOI: 10.1002/CTA.3834

access: closed

type: Journal Article

metadata version: 2024-06-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijcta/XiongFHZYLSC24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijcta/XiongFHZYLSC24
Botao Xiong, Sheng Fan, Xintong He, Zezhao Zhou, Runhua Yang, Sicun Li, Rensheng Shen, Yuchun Chang:
LUT-DSP usage trade-off for re-configurable convolution acceleration core based on small logarithmic floating point representation. Int. J. Circuit Theory Appl. 52(4): 1864-1871 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.