"Implementation of Digital Watermarking Algorithms in Parallel Hardware ..."

Andrzej Glowacz, Marcin Pietron (2017)

> Home

Details and statistics

DOI: 10.1007/S10766-016-0459-9

access: closed

type: Journal Article

metadata version: 2020-04-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijpp/GlowaczP17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijpp/GlowaczP17
Andrzej Glowacz, Marcin Pietron:
Implementation of Digital Watermarking Algorithms in Parallel Hardware Accelerators. Int. J. Parallel Program. 45(5): 1108-1127 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.