"Bounds, designs and layouts for multi-terminal FPIC architectures."

Dinesh Bhatia, James Haralambides (2000)

> Home

Details and statistics

DOI: 10.1016/S0167-9260(99)00011-5

access: closed

type: Journal Article

metadata version: 2024-08-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/BhatiaH00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/BhatiaH00
Dinesh Bhatia, James Haralambides:
Bounds, designs and layouts for multi-terminal FPIC architectures. Integr. 28(2): 141-156 (2000)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.