"ASLIC: A low power CMOS analog circuit design automation."

Jihyun Lee, Yong-Bin Kim (2006)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2005.04.001

access: closed

type: Journal Article

metadata version: 2020-02-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/LeeK06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/LeeK06
Jihyun Lee, Yong-Bin Kim:
ASLIC: A low power CMOS analog circuit design automation. Integr. 39(3): 157-181 (2006)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.