"Modelling and verification of delay-insensitive circuits using CCS and the ..."

Hemangee K. Kapoor, Mark B. Josephs (2004)

> Home

Details and statistics

DOI: 10.1016/J.IPL.2003.12.007

access: closed

type: Journal Article

metadata version: 2020-10-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ipl/KapoorJ04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ipl/KapoorJ04
Hemangee K. Kapoor, Mark B. Josephs:
Modelling and verification of delay-insensitive circuits using CCS and the Concurrency Workbench. Inf. Process. Lett. 89(6): 293-296 (2004)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.