"A Methodology for Hardware Verification Based on Logic Simulation."

Randal E. Bryant (1991)

> Home

Details and statistics

DOI: 10.1145/103516.103519

access: closed

type: Journal Article

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jacm/Bryant91
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jacm/Bryant91
Randal E. Bryant:
A Methodology for Hardware Verification Based on Logic Simulation. J. ACM 38(2): 299-328 (1991)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.