default search action
"Design of Power, Area and Delay Optimized Direct Digital Synthesizer Using ..."
Raju Ganna, Shanky Saxena, Govind Singh Patel (2022)
- Raju Ganna, Shanky Saxena, Govind Singh Patel:
Design of Power, Area and Delay Optimized Direct Digital Synthesizer Using Modified 32-Bit Square Root Carry Select Adder. J. Circuits Syst. Comput. 31(17): 2250292:1-2250292:23 (2022)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.