"A 32-GS/s Front-End Sampling Circuit Achieving >39 dB SNDR for ..."

Lei Zhao et al. (2021)

> Home

Details and statistics

DOI: 10.1142/S0218126621501437

access: closed

type: Journal Article

metadata version: 2021-07-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/ZhaoLMDZ21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/ZhaoLMDZ21
Lei Zhao, Dengquan Li, Henghui Mao, Ruixue Ding, Zhangming Zhu:
A 32-GS/s Front-End Sampling Circuit Achieving >39 dB SNDR for Time-Interleaved ADCs in 65-nm CMOS. J. Circuits Syst. Comput. 30(8): 2150143:1-2150143:19 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.