Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Leakage-Aware Modulo Scheduling for Embedded VLIW Processors."

Yong Guan, Jingling Xue (2011)

> Home

Details and statistics

DOI: 10.1007/S11390-011-1143-6

access: closed

type: Journal Article

metadata version: 2020-10-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcst/GuanX11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcst/GuanX11
Yong Guan, Jingling Xue:
Leakage-Aware Modulo Scheduling for Embedded VLIW Processors. J. Comput. Sci. Technol. 26(3): 405-417 (2011)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.